INTRODUCTION
Although recently zero-IF and low-IF architecture have been widely used recently in wireless telephone handsets to reduce the external component count, super-heterodyne architecture as shown in Fig.1 continues to be widcly used due to its ovcrail better perfomancc. Signal proccssing such as amplifying or filtering are usually realized at the IF frequency in a super-heterodyne system. The circuits will consume less power if the signal processing is performed at IF frequency rather than at RF frequency. Also, offset and flicker noise Cdn be ignored if most of thc system gain is realized at IF frequency mther than at baseband.
In wireless communication systcms, the rcccivcd signal exhibits a wide dynamic range afler passing through unpredictable propagation channels, so a PGA is 'ypically employcd in the signal chain to handle thcsc unprcdictablc reccivcd signals. In the design o f a PGA with non-uniform gain distribution such as proposcd in rcferencc [l] , it is difficult to accompany the circuit with a RSSl function, so the measurement of the received signal strength needs to be pcrformcd, for examplc, at baseband. Thc tracking speed for the automatic gain control loop will be lowered. In the design o f a PGA with uniform gain distribution as proposed in reference [2], the RSSl circuit can be easily added to thc PGA circuit, but unfortunatcly, the RSSI characteristics will change whcn the gain of thc PGA is adjusted, so amapping from the RSSI output to true signal level is required.
The voltage gain of the propoxd PCA in this paper can be programmed from OdB to R4dB in IdB steps, which corresponds to a programmable range from -MB to 78dB in power gain with an input impedance 50R and an In section 2 we will describe the circuit architecture of the proposed PGA with RSSI. Thc circuit design ofthe fixed gain amplificr and thc finc gain step amplificr is expoundcd in section 3 and 4, respectively. Section 5 describes the RSSl circuit and some other considerations. The expcrimcntal rcsults arc shown in scclion 6 . Finaily, a simplc conclusion is drawn in scction 7.
THE CIRCUIT ARCHITECTURE
In our dcsign as shown in Fig.2 , we also accompany the PGA with a receivcd signal strength indicator circuit, and furthermore. the RSSl curve will not change when we adjust the gain of the whole PGA. The PGA circuit is composed of six fixed gain stagcs, and each gain stage has 12dB gain. With thcse six fixed gain stages, we can adjust our gain in 12dB gain step over 72dB range by selecting the input of the PGA or one of the outputs of the six fixed gain stagcs as shown in Fig.2 . We can further increasc the rcsolution of thc PGA by passing thc sclccted output signal through a PGA with finc gain steps. for instance 1dB in our design, to cover l2dB range. So the overall gain of the PGA is programmable from OdB to 84dB in IdB steps.
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2W3 IEEE Radio Frequency Integrated Circuits Symposium Ill. FIXED GAIN AMPLIFIER DESIGN Due to process variations, thc gain of thc fixed gain amplificrs may vary from 6dB to 15dB, and this will significantly affect the accuracy of the gain setting of the PGA. To accommodate the gain variation causcd by such proccss variations, we design a gain control bias circuit to gcncrate the bias cumnt for our fixed gain amplifiers, as shown in Fig.3 . The circuit compares the gain ofthe fixcd gain amplificr with the gain wc sct, which is equal to (R,+ZR,)/R,, and gcnerates the corrcct bias currcnt to bias the fixed gain amplifiers.
For thc fixed gain amplifier wc designed, power can bc saved by lowcring thc bandwidth of thc amplificr circuit as shown in gain of the 'fixed gain amplifier, we can take thc diffcrcntiation of (Ib) with respect to I,,, and it will bc shown that thc maximum gain occurs whcn Ihc resistance of the VCR is equal to thc resistance of thc resistor. This means thc maximum gain is achieved when thc tail current is 2/( 1 xRnss). Whcn the rcsistancc RREs of the rcsistor is much lowcr than the rcsistancc RYCR of thc VCR, thc load resistancc is dominated by RRIS. So the gain of thc fixcd gain amplifiers can be enlarged by increasing the tail current as shown in (la). And thc 3dB bandwidth of the amplificr is dctcrmincd by the pole I/(? X K~~~X C ,~, , , ) formed by the load resistance, i.e. RKFS, and the capacitance C,?.,,,,, at the output node. Whcn KYcR dominates the resistance of load, i.e. RYCR is much smaller than RREs, the gain of the fixcd gain amplificr can bc cnlargcd by decreasing the tail current of thc amplifier as shown in (IC). And under the circumstance that Rv.,:, is much smaller than RRrs, the 3dB bandwidth of thc fixed gain amplifier is approximately 1/(2 il x RVrR X C , >~,~~, ) .
Since Rvcn is smaller than R , , , which is a fixed valuc, we can expect that the 3dB bandwidth is larger when the KvcR dominates the load resistance and meanwhile the power consumption is also highcr. As long as thc IF frequency docs not exceed the bandwidth of thc PGA in low power mode, power can be saved by operating the circuit in the low power mode.
.
IV. FINE GAIN STEP AMPLIFIER DESIGN
In ordcr to achicvc finc gain stcp adjustment, onc finc gain stcp PGA with IdB stcps ovcr 12dB range is arranged at the end ofthc signal chain. The circuit of this PGA is shown in Fig.4 . The gain step is determined by the ratio of the gain control lransistor M3 to M4 and M5 to M6. Thc gain of the PGA can bc exprcsscd as the followine eauation:
-------I Fig.4 Fine gain step PGA amplificr
The ratio of K, to rC, chosen for thc voltage gain sctting of the fine gain amplifier from OdB to 6dB with respect to the minimum gain is listed in Table 1 . For example, the gain set by choosing K3:rC,=1R:5 is IdB larger than thc gain sct by choosing K3:16=18:6. For voltage gain from 7dB to IZdB, we simply apply another 6dB PGA in TABLE I parallcl with the former 6dB PGA. Thcse are shown in Fig.4 . Thc changc of the total width of gain control transistors M3 and M4 (M5 and M6) should be as small as possible so that the variation of the voltagc at point X (point U) won't significantly influence the g. of the input transistors MI and M2. IC the variation of thc voltage at point X (point U) is too largc, thc gain step error will also increase due to the significant influcnce on the g, of the input transistors MI and M2. The diffcrcntial output points are conncctcd to thc powcr supply through two cxternal inductors that can improvc thc linearity of thc PGA. These two inductors togcther with the capacitor between the diffcrential output nodes also provide bandpass tiltcring and impedance matching functions. The RSSl circuit is the same as that proposcd in refcrcncc [3] , and it can function wcll in spilc of Ihc proccss variations. Thc coarsc gain stcp adjust circuit must be designed carefully to eliminate the revcrse signal coupling from the output of the last stagc of the fixed gain amplifier chain, otherwise thc circuit may oscillatc. Doublc guard rings arc uscd to prcvcnt substratc coupling. The first fixcd gain stage must also bc carefully dcsigncd because the offset cancellation circuit will dcducc the gain of the first stagc. Wc have dcsigncd thc first fixed gain stagc with a littlc higher gain to compcnsatc thc loss.
VI. EXPERIMENTAL RESULTS
The IF amplifier we proposcd has bcen fabricatcd in a 0.35 U m IP4M CMOS process. Thc capacitors used for frequcncy compensation in our operational amplificr for the bias circuit are rcalizcd using MOS capacitors. 7hc gain programming logic circuit and RSSI circuit are also integrated with this IF amplifier. The test chip is directly bonded to a PCB surrounded with the required cxtemal components. Thc programmablc powcr gain range is from -7.78dB to 79.79dB in normal opcration (at 1 IflMHz) mode and -7.79dB to R0.03dB ig low powcr opcration (at 71MHr) mode as shown in FigS. It can be found that the pcaks ofgain stcp crror occur evcly I2 dB because of thc l2dB gain ofthe fixcd gain amplifiers. Thc gain step error is kept within i0.4dB when the test chip is operated in either mode. The input impcdance is 5flR and the output impcdance is 200R. In Fig.6 it is shown that thc measured RSSl accuracy is fO.7dB with thc input signal vaned from -83dBm to -3dBm. The accuracy of the multimeter used for measuring the RSSl circmit is IflmV, which corrcsponds to about 0.6dB. The measured oCP is Table II summarizes the key measured performances.
In this paper we realized a IlOMHz 84dB programmable gain amplifier using standard CMOS technology. Despite of the process variations. the performance can be maintained excellent by using the gain controlled bias circuit. The programmablc gain amplifier can be opcrated whcn the minimal input signal is -83dBm. High gain step accuracy (*.4dB) with IdB resolution is he saved under low power mode when the frequency of the input signal is lower than 74MHz.
VI. CONCLUSIONS 
